PATENT Filed: October 20, 2000

CASE NO.: BLD9-2000-0060-US2

Serial No.: 09/693,090

and

June 2, 2004 Page 3

1. (currently amended) A computer system, comprising:

a compiler receiving higher-level code and outputting lower-level code to enable a processor to simultaneously process multiple multi-bit data elements in a single register, the logic of the lower-level code including:

establishing at least first and second signed, multi-bit data elements in at least a first register;

simultaneously processing the elements, wherein at least one of: a carry, and a borrow, may occur between data elements in a register.

- 2. (original) The computer system of Claim 1, wherein the compiler accesses at least one of: a compiler directive, a flag, or a configuration file, to decide when to make elements independent of each other.
- 3. (original) The computer system of Claim 1, wherein a first element is provided from a first data set and a second element is provided from a second data set different than the first.
- 4. (original) The computer system of Claim 1, wherein the compiler allocates a respective output precision in a register for each data element to be processed in the register during a single cycle.
- 5. (original) The computer system of Claim 1, wherein the compiler receives instructions not to compile a predetermined portion of code received by the compiler.

Serial No.: 09/693,090

June 2, 2004

Page 4

PATENT

Filed: October 20, 2000

(original) The computer system of Claim I, wherein an output precision or an input precision 6. is defined by means of a compiler directive, or a configuration file, or a variable definition.

- 7. (currently amended) A computer program device comprising:
- a computer program storage device readable by a digital processing apparatus; and
- a compiler program on the program storage device and including instructions executable by the digital processing apparatus for performing method acts for outputting lower-level code to process multi-bit, signed data elements, the lower-level code comprising:

computer readable code means for packing at least first and second data elements into a singl register; and

computer readable code means for processing the elements simultaneously, the elements being permitted to interact with each other.

- (original) The computer program device of Claim 7, further comprising: 8. flag means indicating whether a precision should be checked in at least one cycle.
- (original) The computer program device of Claim 7, further comprising: 9. compiler directive means for defining an input precision.
- 10. (original) The computer program device of Claim 7, further comprising:

1169-G.AMD

Serial No.: 09/693,090

June 2, 2004

PATENT Filed: October 20, 2000

Page 5

compiler directive means for defining multiple data sources of respective data elements to be packed into a common register and operated on by an algorithm simultaneously with each other.

11. (currently amended) A method, comprising:

defining at least one compiler directive, instructions, or configuration file for a compiler defining at least one of:

an input precision for at least one data element; and

multiple data sources of respective data elements to be packed into a common register and operated on by an algorithm simultaneously with each other, wherein the data elements can carry from each other, and wherein a carry propagating left without a previous borrow having occurred cannot happen and further wherein a borrow can only follow a borrow in underflow conditions such that in any one processing cycle, at most one borrow occurs from each element in the register.

12. (original) The method of Claim 11, wherein the compiler determines first and second precisions to be allocated in a single register to hold respective first and second signed data elements, and the compiler generates a lower-level code from a higher level code to undertake method acts comprising:

packing the elements into the register; and

operating on the elements.

13. (original) The method of Claim 12, wherein the register sends plural data elements simultaneously to at least one computational subsystem.

6193388078

Serial No.: 09/693,090

June 2, 2004 Page 6 PATENT Filed: Oct ber 20, 2000

- 14. (original) The method of Claim 13, wherein the operation is a multiplication by a constant or by a variable of known precision, or an addition, or a shift-left logical, or a subtraction, or a bitwise AND, or a bitwise OR.
- 15. (original) The method of Claim 14, wherein the elements are independent of each oth r as defined by the compiler directive or configuration file.
- 16. (original) The method of Claim 15, wherein the first element is provided from a first data set and the second element is provided from a second data set different than the first.
- 17. (original) The method of Claim 12, wherein the first element is a first partial element having a related second partial element established in a second register, and the lower-level code causes the first and second partial elements to be combined after processing.
- 18. (original) The method of Claim 12, wherein the act of determining first and second precisions includes determining the precisions such that the maximum negative number that can be represented in an element is one larger than the maximum negative number that can be represented in the respective precision.
- 19. (original) The computer system of Claim 2, wherein the compiler generates instructions to pack multiple data elements from respective data sources into a common register to be operated on by an algorithm simultaneously with each other.

Serial No.: 09/693,090

June 2, 2004 Page 7 PATENT Filed: October 20, 2000

20. (original) The computer system of Claim 19, wherein the first element is a first partial element having a related second partial element established in a second register, and the lower-level code output by the compiler causes the first and second partial elements to be combined after processing.

21. (original) The method of Claim 11, wherein the compiler directive, instructions, or configuration file embodies instructions to compile predetermined portions of code received by the compiler to be executed simultaneously on packed data.

22. (original) The computer program device of Claim 7, further comprising: means for indicating whether a precision should be checked;

means responsive to the means for indicating for checking that the packed elements do not overflow or underflow or achieve a maximum magnitude negative number representable in the precision; and

means for, when packed elements overflow or underflow or achieve a maximum magnitude negative number representable in the precision in a cycle, undertaking wrap or saturation in the elements to prevent corruption of other data elements in a register, or signalling an error to be handled by an error-handling routine in the program.

23. (original) The computer system of Claim 4, wherein the compiler determines the output precision based at least in part on an input precision.

PATENT Filed: October 20, 2000

CASE NO.: BLD9-2000-0060-US2 Scrinl No.: 09/693,090 June 2, 2004

6193388078

Page 8

- 24. (original) The computer system of Claim 4, wherein the compiler receives, as input, the output precision.
- 25. (original) The computer system of Claim 23, wherein the compiler adds a bit of precision if the maximum magnitude negative number that is required for the data during processing is the maximum magnitude negative number that can be represented in the respective precision.
- 26. (original) The computer system of Claim 23, wherein the compiler adds at least one bit of precision based at least in part on an operation on a data element.
- 27. (original) The computer program device of Claim 7, further comprising means for adding a bit of precision if the maximum magnitude negative number that is required for the data during processing is the maximum magnitude negative number that can be represented in the respective precision.
- 28. (original) The computer program device of Claim 7, further comprising means for adding at least one bit of precision based at least partially on an operation on a data element.
- 29. (original) The method of Claim 11, further comprising defining instructions not to compil a predetermined portion of code received by the compiler.